

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 12/12/2005

PPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/705,895	11/13/2003		Mitsuhiko Ogihara	MAE 300	6100	
23995	7590	12/12/2005		EXAMINER		
RABIN &			PHAM, HAI CHI			
1101 14TH SUITE 500	SIREEI,	NW	ART UNIT	PAPER NUMBER		
WASHING	ron, DC	20005	2861			

Please find below and/or attached an Office communication concerning this application or proceeding.

					P				
		Applicat	ion No.	Applicant(s)	V				
		10/705,8	395	OGIHARA ET AL	. .				
	Office Action Summary	Examine	er	Art Unit					
		Hai C. PI	ham	2861					
Period fo	The MAILING DATE of this commu or Reply	inication appears on th	ne cover sheet	with the correspondence a	ddress				
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD CHEVER IS LONGER, FROM THE nsions of time may be available under the provisio SIX (6) MONTHS from the mailing date of this cor o period for reply is specified above, the maximum re to reply within the set or extended period for repreply received by the Office later than three month ed patent term adjustment. See 37 CFR 1.704(b).	MAILING DATE OF T ns of 37 CFR 1.136(a). In no e nmunication. statutory period will apply and only oly will, by statute, cause the ap is after the mailing date of this of	HIS COMMUI vent, however, may will expire SIX (6) M oplication to become	NICATION. r a reply be timely filed IONTHS from the mailing date of this ABANDONED (35 U.S.C. § 133).					
Status									
1)⊠	Responsive to communication(s) fi	iled on 27 September	2005.						
· _	This action is FINAL .	2b)⊠ This action is							
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposit	ion of Claims								
5)□ 6)⊠ 7)□	Claim(s) 1-31 is/are pending in the 4a) Of the above claim(s) is/are allowed. Claim(s) 1-31 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to rest	are withdrawn from co							
Applicat	ion Papers								
10)	The specification is objected to by the drawing(s) filed on is/ar Applicant may not request that any ob Replacement drawing sheet(s) including the oath or declaration is objected.	e: a) accepted or be jection to the drawing(s) and the correction is requ	be held in abe	yance. See 37 CFR 1.85(a). ing(s) is objected to. See 37 (
Priority (under 35 U.S.C. § 119								
12)⊠ a)	Acknowledgment is made of a clair All b) Some * c) None of: 1. Certified copies of the priori 2. Certified copies of the priori 3. Copies of the certified copie application from the Internal See the attached detailed Office act	ty documents have be ty documents have be s of the priority docum tional Bureau (PCT Ru	en received. en received in nents have be ule 17.2(a)).	n Application No en received in this Nationa	al Stage				
2) Notice 3) Information	ot(s) Dee of References Cited (PTO-892) Dee of Draftsperson's Patent Drawing Review The mation Disclosure Statement(s) (PTO-1449 Der No(s)/Mail Date		Paper	ew Summary (PTO-413) No(s)/Mail Date of Informal Patent Application (P [*]	ГО-152)				

Art Unit: 2861

DETAILED ACTION

Double Patenting

1. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

2. Claims 1-3, 10-12, 18-19, 21-28 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 8, 2, 14-16, 22-23, 11, 32--35 of copending Application No. 10/701,622 in view of Yamazaki et al. (Pub. No. U.S. 2002/007082).

Claim 8/1 of the above-mentioned copending Application recites all the basic current limitations as recited in claims 1 and 28 of the current Application, including a substrate, a [first] thin semiconductor film including at least one semiconductor device disposed and bonded on the substrate, an individual interconnecting line formed as a

thin conductive film extending from the semiconductor device in the [first] thin semiconductor film to the terminal [provided on the substrate], and an integrated circuit formed on the substrate such that the integrated circuit is electrically connected to the semiconductor device through the terminal.

Page 3

However, Claim 8/1 of the copending Application does not recite the integrated circuit being a thin semiconductor device.

Yamazaki et al. discloses a semiconductor device comprising a substrate, a semiconductor thin film (having thickness of several nm to several hundreds nm), a driver circuit formed as an integrated circuit (IC) on the surface of the same substrate, the driver circuit comprising plural thin film transistors, and thin conductive films (107a, 107b) after being trimmed down served as interconnection between the semiconductor thin film and the driver circuit (see paragraphs [0005], [0104], and claim 1 at page 29).

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to provide the integrated circuit as claimed in the copending Application as thin film semiconductor as taught by Yamazaki et al. since Yamazaki et al. teaches this to be known that thin film transistors are widely used in various electronics devices such as ICs (see paragraph [0005]).

Claim 2 of the copending Application recites the limitation recited in claim 2 of the current Application.

Claim 3 of the copending Application recites the limitation recited in claim 3 of the current Application.

Application/Control Number: 10/705,895

Art Unit: 2861

Claim 14 of the copending Application recites the limitation recited in claim 10 of the current Application.

Claim 15 of the copending Application recites the limitation recited in claim 11 of the current Application.

Claim 16 of the copending Application recites the limitation recited in claim 12 of the current Application.

Claim 22 of the copending Application recites the limitation recited in claim 18 of the current Application.

Claim 23 of the copending Application recites the limitation recited in claim 19 of the current Application.

Claim 25 of the copending Application recites the limitation recited in claim 21 of the current Application.

Claim 11 of the copending Application recites the limitation recited in claim 22 of the current Application.

Claim 32 of the copending Application recites the limitation recited in claim 23 of the current Application.

Claim 33 of the copending Application recites the limitation recited in claim 24 of the current Application.

Claim 34 of the copending Application recites the limitation recited in claim 25 of the current Application.

Claim 35 of the copending Application recites the limitation recited in claim 26 of the current Application.

Application/Control Number: 10/705,895 Page 5

Art Unit: 2861

Claim 35 of the copending Application recites the limitation recited in claim 27 of the current Application.

This is a <u>provisional</u> obviousness-type double patenting rejection.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Norman et al. (U.S. 5,681,756) in view of Yamazaki et al.

Norman et al. discloses a method for fabricating an integrated multicolor or single color organic LED array, which comprises a substrate (12), a first semiconductor film (electron transport layer 14 and organic layer 15) (col. 3, lines 5-16) disposed on and bonded to the substrate, the first thin semiconductor film including at least one semiconductor device (each of the organic layers 15, 20, 25 corresponds to a particular color LED device), a second thin semiconductor film formed in the substrate, the second thin semiconductor film including an integrated circuit (integrated circuit driver using thin film transistor 50).

Norman et al. fails to teach the first semiconductor being a thin semiconductor film, the IC driver having a first terminal to be connected to the semiconductor device and the first individual interconnecting line formed as a thin film extending from the first semiconductor film over said surface of the substrate to the second thin semiconductor film, electrically connecting the semiconductor device in the first semiconductor film to the first terminal in the second thin semiconductor film, the second individual interconnecting line formed as a thin film electrically interconnecting the second terminal with the third terminal of the circuit pattern formed on the substrate, and the composition of the first and second interconnecting lines.

Yamazaki et al. discloses a semiconductor device comprising a substrate, a semiconductor thin film (having thickness of several nm to several hundreds nm), a driver circuit formed as an integrated circuit (IC) on the surface of the same substrate, the driver circuit comprising plural thin film transistors, and thin conductive films (107a, 107b) after being trimmed down served as interconnection between the semiconductor thin film and the driver circuit (see paragraphs [0005], [0104], and claim 1 at page 29).

Yamazaki et al. also teaches:

- the layer of conductive material is a metal layer (paragraph [0186]),
- the substrate has glass, resin, a ceramic, metal, or a semiconductor as its principal material (paragraph [0286]),
- the first thin semiconductor film has amorphous silicon, monocrystalline silicon, polysilicon, a compound semiconductor, or an organic semiconductor as its principal material (paragraph [0214]),

 the first thin semiconductor film is an epitaxially grown compound semiconductor film (paragraph [0214]).

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to provide the first, second semiconductors, the interconnecting line between the semiconductor and the driver IC in the device of Norman et al. as a thin film as taught by Yamazaki et al. The motivation for doing so would have been to form a compact semiconductor device while providing electrical interconnection between the terminals of the semiconductors and that of the driver IC in an inexpensive and effective way without the need of forming bumps.

Norman et al. further teaches:

- a layer of conductive material (negative contact layer 13) disposed between the
 first semiconductor film (14) and the substrate (12), the layer of conductive
 material being bonded and formed on the substrate and the first semiconductor
 film being bonded to the layer of conductive material, whereby the first
 semiconductor film is bonded onto the substrate (Fig. 1),
- the layer of conductive material (13) is a metal layer (col. 2, lines 65-66),
- the substrate has glass, resin, a ceramic, metal, or a semiconductor as its
 principal material (substrate 12 including a semiconductor material such as
 silicon) (col. 2, lines 62-64),
- the first semiconductor film has amorphous silicon, monocrystalline silicon, polysilicon, a compound semiconductor, or an organic semiconductor as its principal material (the semiconductor device having an organic layer 15),

Application/Control Number: 10/705,895

Art Unit: 2861

 the first thin semiconductor film is an epitaxially grown compound semiconductor film (organic layer),

Page 8

- the semiconductor device in said first semiconductor film is one of a light-emitting device, a photodetector, a Hall element, and a piezoelectric device (the layer 15 being a luminescent hole transport layer and the layer 14 an electron transport layer providing the desired light emission) (col. 3, lines 25-28), and the integrated circuit (driver IC 50) in the second thin semiconductor film includes a driver circuit for driving the semiconductor device,
- the first semiconductor film includes a plurality of semiconductor devices disposed at regular intervals, said semiconductor device being one of the plurality of semiconductor devices (organic layers 15, 20 and 25 forming red, green and blue organic layers disposed at regular intervals where the positive electrodes 40, 35 and 30 are respectively located) (Fig. 6),
- the first semiconductor film includes only one said semiconductor device (e.g., layer 15),
- a plurality of first semiconductor films are bonded to said surface of the substrate,
 said first semiconductor film being one of the plurality of first thin semiconductor
 films (Fig. 6),
- the second semiconductor film (driver IC 50) has recrystallized silicon,
 monocrystalline silicon, polycrystalline silicon, a compound semiconductor, an
 organic semiconductor, or a polymer as its principal material (driver IC 50

Art Unit: 2861

consists essentially of FETs also known as metal oxide silicon FETs made of polycrystalline silicon),

a plurality of first semiconductor films are bonded to said surface of the substrate, said first semiconductor film being one of the plurality of first semiconductor films, the plurality of first semiconductor films being disposed in a row array, the second semiconductor film having a length substantially equal to a length of the linear array (the LED array being arranged at least in one row and the corresponding driver IC 66 or 70 having the same length as the LED array) (Fig. 10).

Norman also teaches the first and second semiconductor films being less than or equal to ten micrometers thick (each of the layers 14 and 15 having a thickness of 200-700 angstroms or 0.02-0.07 micrometers) but fails to teach the upper limit of the thickness. It would have been obvious to one having ordinary skill in the art at the time the invention was made to select the proper thickness range for the semiconductor films as claimed, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. In re Aller, 105 USPQ 233.

With regard to claims 7 and 18, Norman et al. in view of Asada et al. discloses all the claimed structure of the semiconductor device, and "even though product-by-process claims are limited by and defined by the process, e.g., using photolithography for forming the individual interconnecting line, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of

production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process." In re Thorpe, 777 F.2d 695, 698, 227 USPQ 964, 966 (See MPEP 2113).

5. Claims 1, 23-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Koga et al. (U.S. 6,825,867) in view of Yamazaki et al.

Koga et al. discloses an image forming apparatus having an organic electroluminescent array exposure head (1), the apparatus includes at least a photosensitive drum (41), a developing device (44), and a transfer roller (66) (Fig. 7), wherein the exposure head comprises an array of organic EL light emitting elements (4) comprising a light emitting layer (10) and a hole injection layer (11) being bonded to the substrate (6) through the cathode layer (7), and a IC driver (5) made of thin film transistors.

However, Koga et al. fails to teach the IC driver having a first terminal to be connected to the semiconductor device and the first individual interconnecting line formed as a thin film extending from the first thin semiconductor film over said surface of the substrate to the second thin semiconductor film, electrically connecting the semiconductor device in the first thin semiconductor film to the first terminal in the second thin semiconductor film.

Yamazaki et al. discloses a semiconductor device comprising a substrate, a semiconductor thin film (having thickness of several nm to several hundreds nm), a

Application/Control Number: 10/705,895 Page 11

Art Unit: 2861

driver circuit formed as an integrated circuit (IC) on the surface of the same substrate, the driver circuit comprising plural thin film transistors, and thin conductive films (107a, 107b) after being trimmed down served as interconnection between the semiconductor thin film and the driver circuit (see paragraphs [0005], [0104], and claim 1 at page 29).

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to provide the interconnecting line between the semiconductor and the driver IC in the device of Koga et al. as a thin film as taught by Yamazaki et al. The motivation for doing so would have been to form a compact semiconductor device while providing electrical interconnection between the terminals of the semiconductors and that of the driver IC in an inexpensive and effective way without the need of forming bumps.

6. Claims 28-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sakai et al. (U.S. 6,633,322) in view of Yamazaki et al.

Sakai et al. discloses an optical head having a light emitting element array comprising a substrate (10), a first semiconductor film (light emitting element 3) disposed on and bonded to the substrate, the first semiconductor film including at least one semiconductor device (the light emitting device being a semiconductor device), a second semiconductor film formed in the substrate, the second thin semiconductor film including an integrated circuit (driving circuit 9 included an integrated circuit using thin film transistor circuit 4), and a first individual interconnecting line (wiring portions 6) formed as a thin film extending from an upside of the first semiconductor film over said

surface of the substrate to the second thin semiconductor film, electrically connecting the semiconductor device in the first semiconductor film to the first terminal in the second thin semiconductor film, (wiring portions 6 made of metallic thin films connecting the light emitting element 3 to the driving circuit 9 from an upside of the device) (Fig. 1).

However, Sakai et al. fails to teach the first and second semiconductors being made of thin semiconductor film, the second semiconductor or driving circuit being formed on the surface of the substrate, and the second thin conductive film interconnecting line.

Yamazaki et al. discloses a semiconductor device comprising a substrate, a semiconductor thin film (having thickness of several nm to several hundreds nm), a driver circuit formed as an integrated circuit (IC) on the surface of the same substrate, the driver circuit comprising plural thin film transistors, and thin conductive films (107a, 107b) after being trimmed down served as interconnection between the semiconductor thin film and the driver circuit (see paragraphs [0005], [0104], and claim 1 at page 29). Yamazaki et al. further teaches the second thin semiconductor film having a second terminal (4101, Fig. 29C) connected to a circuit pattern including a capacitor (4105) through a second thin conductive film (paragraph [0397] and claim 14 at page 30).

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to provide the device of Sakai et al. with the first and second semiconductors being made of thin semiconductor as taught by Yamazaki et al. The motivation for doing so would have been to form a compact semiconductor device.

Art Unit: 2861

With regard to claims 29-30, Sakai et al. in view of Asada et al. discloses all the claimed structure of the semiconductor device, and "even though product-by-process claims are limited by and defined by the process, e.g., using photolithography for forming the individual interconnecting lines, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process." In re Thorpe, 777 F.2d 695, 698, 227 USPQ 964, 966 (See MPEP 2113).

Response to Arguments

7. Applicant's arguments with respect to claims 1-31 have been considered but are most in view of the new grounds of rejection.

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hai C. Pham whose telephone number is (571) 272-2260. The examiner can normally be reached on M-F 8:30AM - 5:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David L. Talbott can be reached on (571) 272-1934. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/705,895 Page 14

Art Unit: 2861

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

HAI PHAM PRIMARY EXAMINER December 7, 2005

Harzli Pham